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Clocked Cascade Voltage Switch Logic (C
2
VSL) Adders 
Hiroshi HATANOホ
ABSTRACT 
A static cascade voltage switch logic (CVSL) half adder， a clocked cascade voltage switch logic 
(C2VSL) half adder and a C2VSL ful adder have been originally and successfully designed and 
fabricated using a double polysilicon and double metal 1.2μm CMOS technology. The three different 
adders have confirmed to function correctly by SPICE simulations. Furtherrnore， the fabricated three 
different adders have confirrned to function correctly by chip measurements. 
l. INTRODUCTION 
In the galactic cosmic ray environment typical 
of high altitude satellite orbits， a single event upset 
(SEU)， which occurs when a charged particle passing 
through a cell deposits enough energy for the cell to 
change its state， should be taken into account. In order 
to design radiation-hardened LSIs for space 
applications， static cascade voltage switch logic 
(CVSL) circuits and clocked CVSL circuits were 
proposed by H. Hatano [1]-[5]. The CVSL circuit is a 
differential style of logic requmng both true and 
complement signals to gates. The CVSL has two 
storage nodes for each gate instead of one， resulting in 
higher tolerance of SET pulses than CMOS. 
A static cascade voltage switch logic (CVSL) 
half adder， a clocked cascade voltage switch logic 
(C2VSL)half adder and a C2VSL ful adder have been 
designed and fabricated using a double polysilicon 
and double metal 1.2μm CMOS technology [6]， [7]. 
2. CIRCUIT DESIGNS 
2.1 Static CVSL Half Adder 
A static CVSL half adder circuit diagram is 
shown in Fig. 1. Fig目 2shows the static CVSL half 
adder layout. Simulation results is shown in Fig. 3， 
indicating that the designed static CVSL half adder 
functions correctly. 
2.2 Clocked CVSL(C2VSL) Half Adder 
A C2VSL half adder circuit diagram is shown in 
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Fig. 1 Static CVSL half ader circuit diagram 
Fig. 2 Static CVSL half adder layout diagram 
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Fig. 3 Simulation waveforms of static CVSL half adder 
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C2YSL half adder circuit diagram. Fig.4 
C2YSL half adder layout diagram. Fig.5 
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2. 6. 4ω 
Simulation waveforms of C2YSL half adder. Fig.6 
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C2YSL ful adder circuit diagram. Fig.7 
C2YSL ful adder layout diagram. Fig.8 
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Simulation waveforms ofC2YSL ful adder. Fig.9 
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Fig. 10 Photomicrograph offabricated static CYSL half adder. 
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Fig. 1 Measured signal waveforms of static CYSL half adder. 
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Fig. 12 . Photomicrograph of fabricated C2YSL half adder. 
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Fig. 13 Measured signal waveforms of C2YSL half adder. Horizontal 
a刻 s:40μs/div. V忌l'ticalaXIs: 5Y/div 
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Fig.14 Photomicrograph offabricated C2YSL ful1 adder 
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Fig. 15 Measured signal waveforms of C2YSL ful adder. Horizontal 
axis: 40μs/di，'. Vertical axis: 5¥'/di， 
Fig. 4. Fig. 5 shows the C2VSL half adder layout. 
Simulation results is shown in Fig. 6， indicating that 
the designed C2VSL half adder functions correctly 
2.3 Clocked CVSL (C2VSL) Full Adder 
A C2VSL ful adder circuit diagram is shown in 
Fig. 7. Fig. 8 shows the C2VSL ful adder layout. 
Simulation results is shown in Fig. 9， indicating that 
the designed C2VSL ful adder functions correctly. 
3. FABRICATION RESULTS 
3.1 Static CVSL Half Adder 
Fig. 10 shows photomicrograph of the fabricated 
static CVSL half adder. Measured signal waveforms of 
the static CVSL half adder is shown in Fig. 1， 
indicating that the fabricated static CVSL half adder 
functions correctly. 
3.2 Clocked CVSL (C2VSL) Half Adder 
Fig. 12 shows photomicrograph of the 
fabricated C2VSL half adder. Measured signal 
waveforms of the C2VSL half adder is shown in Fig. 
13， indicating that the fabricated C2VSL half adder 
functions correctly. 
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3.3 Clocked CYSL (C2YSL) Full Adder 
Fig. 14 shows photomicrograph of the 
fabricated C2YSL ful adder. Measured signal 
waveforms of the C2YSL ful adder is shown in Fig. 
15， indicating that the fabricated C2YSL ful adder 
functions correctly. 
4. CONCLUSION 
A static cascade voltage switch logic (CYSL) 
half adder， a clocked cascade voltage switch logic 
(C2YSL) half adder and a C2YSL ful adder have been 
successfully designed and fabricated using a double 
polysilicon and double metal 1.2μm CMOS 
technology. The three different adders have confirmed 
to function correctly by SPICE simulations. 
Furthermore， the fabricated three different adders have 
confirmed to function correctly by chip 
measurements. 
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